{"id":3321,"date":"2025-01-10T12:51:12","date_gmt":"2025-01-10T12:51:12","guid":{"rendered":"https:\/\/jita-au.com\/?p=3321"},"modified":"2025-07-14T13:33:42","modified_gmt":"2025-07-14T13:33:42","slug":"new-neural-pll-architecture","status":"publish","type":"post","link":"https:\/\/jita-au.com\/index.php\/2025\/01\/10\/new-neural-pll-architecture\/","title":{"rendered":"New neural PLL Architecture"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Vol. 14 No. 2 (2024): JITA - APEIRON<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Vladimir V. \u0110oki\u0107, Dragana \u0110oki\u0107<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t\n\t\t\t\t\t\t<\/span>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

New neural PLL Architecture<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t\n\t\t\t\t\t\t<\/span>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t
\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Review paper<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

DOI: https:\/\/doi.org\/10.7251\/JIT2402150DJ<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tDownload Article PDF<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Abstract<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

A PLL or phase-locked loop is a control system that creates an output signal whose phase is related to the phase-locked loop and represents controlled input signal. The goal of this research is to first investigate the functioning of new PLL neural networks and then, in the research section, explore an approach involving the extraction of neural symmetrical voltage components. The architectural characteristics of phase-locked loops (PLLs) typically include capture and lock ranges, bandwidth, and transient response. The new neural PLL architecture offers several advantages, such as low noise performance, reduced silicon area, and compatibility with low supply voltages. However, it may also present disadvantages, including hardware dependency and potential design complexity compared to traditional PLL architectures. Evaluating these factors is crucial, depending on the specific needs of the application.\u00a0<\/p>

In this paper, we present the scientific research included in the experimental part where we investigate the performance of the proposed neural PLL, for which experimental comparisons with the conventional PLL in a distorted reference frame are necessary. Structural columns or structural circles will be used for graphic display.\u00a0<\/p>

The following research methods and techniques will be applied: instruments, basic methods and data processing procedures – if they are foreseen. What makes this work a scientific research work is a descriptive method that will be used.\u00a0<\/p>

To better understand how PLLs work, we propose an original three-phase neural approach for components of the system\u2019s phase and symmetry. The quality of the electricity can be assessed and managed with this framework. Our study shows that the full neural architecture may be applied to three-phase power systems because it is based on DSP supplies. Additionally, we present the performance of the PLL system in a three-phase power supply context. Different regulators, such as PI and RST based on phase logic, are incorporated into the PLL scheme. The results suggest that the neural PLL could make a significant contribution in applications where the quality and efficiency of three-phase power systems are essential.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t

Keywords: Neural Phase-Locked Loop (PLL), electroenergetic system, neural network, neural architecture<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Paper received:<\/b> 24.10.2024.
Paper accepted:<\/b> 19.11.2024.<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\n\t\t\t